

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/816,213	04/01/2004	Judy M. Gehman	03-1002/L13.12-0246	7306
7590 09/12/2007 . LSI Logic Corporation			EXAMINER	
Leo J. Peters MS D-106		RAMPURIA, SATISH		
1621 Barber Lane			ART UNIT	PAPER NUMBER
Milpitas, CA 9	5035		2191	
			MAIL DATE	DELIVERY MODE
			09/12/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

-						
Office Action Summary		Application No.	Applicant(s)			
		10/816,213	GEHMAN ET AL.			
		Examiner	Art Unit			
		Satish S. Rampuria	2191			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Of the priod for reply is specified above, the maximum statutory period we reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D. (35 U.S.C. § 133).			
Status						
2a)⊠	Responsive to communication(s) filed on <u>18 July 2007</u> . This action is FINAL . 2b) This action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	ion of Claims					
5) □ 6) ☑ 7) □ 8) □ Applicat i 9) □ 10) □	Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) 1-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or ion Papers The specification is objected to by the Examiner The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction.	wn from consideration. r election requirement. r. epted or b) objected to by the Edrawing(s) be held in abeyance. See ion is required if the drawing(s) is objected to be the drawing(s).	e 37 CFR 1.85(a). sected to. See 37 CFR 1.121(d).			
	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.			
Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
2) 🔲 Notic 3) 🔯 Inforr	t(s) se of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) or No(s)/Mail Date 07/21/2004.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa	ite			

Art Unit: 2191

Page 2

Response to Amendment

- 1. This action is in response to the amendment filed on 07/18/2007.
- 2. The objection to use of trademarks is withdrawn in view of Applicant's amendment.
- 3. The rejection under 35 U.S.C. §101 to claims 1-20 is withdrawn in view of Applicant's amendment.
- 4. Claims 1-20 are pending.

Response to Arguments

- 5. Applicant's arguments with respect to claims have been considered but are moot in view of the new ground(s) of rejection.
- 6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Application/Control Number: 10/816,213 Page 3

Art Unit: 2191

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Information Disclosure Statement

7. An initialed and dated another copy of Applicant's IDS form 1449 filed on 07/21/2004 is attached to the instant Office action due to reference AF, AL and AW was not initialed.

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

9. Claims 1-3, 5-11, and 13-20 are rejected under 35 U.S.C. 103(a) as being uneatable over US Publication No. 2002/0100029 to Bowen (hereinafter, Bowen) in view of US Patent No. 6,425,116 to Duboc et al. (hereinafter, Duboc).

Per claim 1:

Bowen discloses:

Art Unit: 2191

1. A method for coding a hardware description of a peripheral device for multiple instantiations within a single chip, the method comprising:

configuring a function block to instantiate the hardware description with options associated with different configurations of the peripheral device (paragraph [009] "A function written in a C programming language is received. The C function is <u>compiled</u> into processor instructions, which are in turn used to generate hardware <u>configuration</u> information. The hardware <u>configuration</u> information is utilized to configure a Field Programmable Gate Array (FPGA) for <u>compiling</u> the function to the FPGA"); and

selecting between the options at compile time for each instantiation of the peripheral device (paragraph [0031] "The codesign system comprising means for receiving a specification of the functionality, partitioning means for partitioning implementation of the functionality between (a) and (b) and for customizing the hardware and/or the machine in accordance with the selected partitioning of the functionality");

wherein the options are selected without modification to the hardware description (paragraph [0036] "a hardware compiler for producing from those parts of the specification partitioned to hardware a register transfer level description for configuring configurable logic resources").

Bowen does not explicitly disclose compiling the hardware description to produce a structural model comprising each instantiation of the peripheral device with the selected options of the different configurations for that instantiation.

However, Duboc discloses in an analogous computer system compiling the hardware description to produce a structural model comprising each instantiation of the peripheral device with the selected options of the different configurations for that

instantiation (col. 8, lines 33-39 "Once a user has provided input to the GUI window, the user initiates generation of the integrated circuit design via <u>selection of a compile option</u> from the GUI window, resulting in the execution of a script engine 152 in the HDL Integrator tool that processes a check script 154 developed by a developer, and used to verify the parameters input by a user" and col. 10, lines 31-34 "Memory Integrator tool from Philips Semiconductor, that generates models for a memory compiler that generates customized memory components suitable for interfacing within a custom DSP integrated circuit")

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of compiling the hardware description to produce a structural model comprising each instantiation of the peripheral device with the selected options of the different configurations for that instantiation as taught by Duboc into a method and computer program product are provided for compiling a C function to a reconfigurable logic device as taught by Bowen. The modification would be obvious because of one of ordinary skill in the art would be motivated to compiling the hardware description to produce a structural model comprising each instantiation of the peripheral device with the selected options of the different configurations for that instantiation to provide an apparatus, program product and method for use in automating the design of a custom DSP integrated circuit from a preexisting DSP core block and one or more additional circuit blocks interfaced with the DSP core block as suggested by Duboc (col. 2-3, lines 65-67 and 1-4).

Per claim 2:

The rejection of claim 1 is incorporated and further, Bowen discloses:

2. The method of claim 1 wherein the step of selecting comprises:

passing a parameter value to the function block at compile time for each instantiation of the hardware peripheral (paragraph [0109] "RTL descriptions are passed straight through to the RTL synthesizer e.g. a Handel-C compiler."); and

instantiating the peripheral device using code according to the parameter value (paragraph [0111] "Behavioral descriptions will be scheduled in such a way that the block of code will execute within that number of cycles, when possible. An error is generated if it is not possible").

Per claim 3:

The rejection of claim 1 is incorporated and further, Bowen discloses:

3. The method of claim 1 wherein the configuration options are peripheral design functions, peripheral design pin widths, or peripheral design interface pin outs (paragraph [0037] "The system can include a width adjuster for setting and using a desired data word size, and this can be done at several points in the desired process as necessary").

Per claim 5:

The rejection of claim 1 is incorporated and further, Bowen discloses:

5. The method of claim 1 wherein the step of configuring comprises: configuring the function block with local runtime constants adapted to be overridden individually at compile time (paragraph [0134] "hardware and software compilers 304, 306, and may be used or overridden...functions which must be supplied by its subclasses... compile method on the hardware compiler class compiles the description to hardware by converting the input description to

Art Unit: 2191

an RTL description; the compile method on the Processor A compiler compiles a description to machine

Page 7

code which can run on Processor A").

Per claim 6:

The rejection of claim 5 is incorporated and further, Bowen discloses:

6. The method of claim 5 wherein the step of selecting comprises

overriding selected runtime constants at compile time to select between the variable

options for each instance of the peripheral device (paragraph [0134] "hardware and

software compilers 304, 306, and may be used or overridden...functions which must be supplied by its

subclasses... compile method on the hardware compiler class compiles the description to hardware by

converting the input description to an RTL description; the compile method on the Processor A compiler

compiles a description to machine code which can run on Processor A").

Per claim 7:

Bowen discloses:

7. A method for coding a reusable hardware description of a peripheral device for

multiple instantiations within an integrated circuit, the method comprising:

configuring a function block to instantiate the reusable hardware description with options

at compile time (paragraph [009] "A function written in a C programming language is received. The

C function is <u>compiled</u> into processor instructions, which are in turn used to generate hardware

configuration information. The hardware configuration information is utilized to configure a Field

Programmable Gate Array (FPGA) for compiling the function to the FPGA" and paragraph [0241]

"OOP components are reusable software modules which present an interface that conforms to an object model and which are accessed at run-time through a component integration architecture"); and instantiating multiple instances of the peripheral device on the integrated circuit by programmatically selecting between the options at compile time for each instantiation of the peripheral device (paragraph [0031] "The codesign system comprising means for receiving a specification of the functionality, partitioning means for partitioning implementation of the functionality between (a) and (b) and for customizing the hardware and/or the machine in accordance with the selected partitioning of the functionality" and paragraph [0241] "OOP components are reusable software modules which present an interface that conforms to an object model and which are accessed at run-time through a component integration architecture").

Bowen does not explicitly disclose compiling the reusable hardware description to produce a structural model comprising the multiple instantiations of the peripheral device, each with the selected options for that instantiation.

However, Duboc discloses in an analogous computer system compiling the reusable hardware description to produce a structural model comprising the multiple instantiations of the peripheral device, each with the selected options for that instantiation (col. 8, lines 33-39 "Once a user has provided input to the GUI window, the user initiates generation of the integrated circuit design via selection of a compile option from the GUI window, resulting in the execution of a script engine 152 in the HDL Integrator tool that processes a check script 154 developed by a developer, and used to verify the parameters input by a user" and col. 10, lines 31-34 "Memory Integrator tool from Philips Semiconductor, that

generates models for a memory compiler that generates customized memory components suitable for interfacing within a custom DSP integrated circuit")

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of compiling the reusable hardware description to produce a structural model comprising the multiple instantiations of the peripheral device, each with the selected options for that instantiation as taught by Duboc into a method and computer program product are provided for compiling a C function to a reconfigurable logic device as taught by Bowen. The modification would be obvious because of one of ordinary skill in the art would be motivated to compiling the reusable hardware description to produce a structural model comprising the multiple instantiations of the peripheral device, each with the selected options for that instantiation to provide an apparatus, program product and method for use in automating the design of a custom DSP integrated circuit from a preexisting DSP core block and one or more additional circuit blocks interfaced with the DSP core block as suggested by Duboc (col. 2-3, lines 65-67 and 1-4).

Per claim 8:

The rejection of claim 7 is incorporated and further, Bowen discloses:

8. The method of claim 7 wherein the variable options are selected without modification to the reusable hardware description (paragraph [0036] "a hardware compiler for producing from those parts of the specification partitioned to hardware a register transfer level description for configuring configurable logic resources").

Per claim 9:

The rejection of claim 7 is incorporated and further, Bowen discloses:

9. The method of claim 7 wherein the step of configuring comprises:

adding one or more peripheral devices based on desired features of the reusable

hardware to the integrated circuit at compile time.

Per claim 10:

The rejection of claim 7 is incorporated and further, Bowen discloses:

10. The method of claim 7 wherein the step of configuring comprises: instantiating

peripheral devices onto the integrated circuit according to the reusable hardware

description wherein each instantiation is unique based on a design parameter

(paragraph [0111] "Behavioral descriptions will be scheduled in such a way that the block of code will

execute within that number of cycles, when possible. An error is generated if it is not possible" and

paragraph [0036] "a hardware compiler for producing from those parts of the specification partitioned

to hardware a register transfer level description for configuring configurable logic resources").

Per claim 11:

The rejection of claim 10 is incorporated and further, Bowen discloses:

11. The method of claim 10 wherein the design parameter comprises a signal width of

the peripheral device (paragraph [0037] "The system can include a width adjuster for setting and

using a desired data word size, and this can be done at several points in the desired process as

Art Unit: 2191

necessary").

Per claim 13:

The rejection of claim 7 is incorporated and further, Bowen discloses:

13. The method of claim 7 wherein the step of configuring further comprises:

configuring the function block with parameters local in scope, the parameters adapted to

be overridden individually at compile time (paragraph [0134] "hardware and software

compilers 304, 306, and may be used or overridden...functions which must be supplied by its

subclasses... compile method on the hardware compiler class compiles the description to hardware by

converting the input description to an RTL description; the compile method on the Processor A compiler

compiles a description to machine code which can run on Processor A").

Per claim 14:

The rejection of claim 13 is incorporated and further, Bowen discloses:

14. The method of claim 13 wherein the step of selecting comprises overriding selected

runtime constants at compile time to select between the options for each instance of the

peripheral device (paragraph [0134] "hardware and software compilers 304, 306, and may be

used or overridden...functions which must be supplied by its subclasses... compile method on the

hardware compiler class compiles the description to hardware by converting the input description to an

RTL description; the compile method on the Processor A compiler compiles a description to machine

code which can run on Processor A").

Page 11

Art Unit: 2191

Page 12

Per claim 15:

The rejection of claim 7 is incorporated and further, Bowen discloses:

15. The method of claim 7 wherein the step of configuring comprises:

passing a parameter value to the function block at compile time for each instantiation of

the peripheral device (paragraph [0109] "RTL descriptions are passed straight through to the RTL

synthesizer e.g. a Handel-C compiler."); and

instantiating the peripheral device using the reusable hardware description according to

the parameter value (paragraph [0111] "Behavioral descriptions will be scheduled in such a way

that the block of code will execute within that number of cycles, when possible. An error is generated if it

is not possible").

Claims 16-20 are the method claim corresponding to method claims 1, 2, 5, 6, and

11 respectively, and rejected under the same rational set forth in connection with

the rejection of claims 1, 2, 5, 6, and 11respectively, above, as noted above.

10. Claims 4 and 12 rejected under 35 U.S.C. 103(a) as being unpatentable over

Bowen, Duboc in view of US Patent No. 6,829,754 to Yu et al. (hereinafter, Yu).

Per claim 4:

The rejection of claim 1 is incorporated and further, neither Bowen nor Duboc

explicitly discloses tying strap pins to power or ground.

However, Yu discloses in an analogous computer system tying strap pins to power or ground (col. 11, lines 2-5 "Straps do not have a minimum width, defined as the width of the <u>power pin the strap is connecting</u> to. If the strap is smaller than the power pin it connects, a warning will be issued").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of tying strap pins to power or ground as taught by Yu into the method of using a computer program to reconfigure the logic devices as taught by the combination system of Bowen and Duboc. The modification would be obvious because of one of ordinary skill in the art would be motivated to strap the power or ground pins so that the power related problems can be avoid (col. 2, lines 8-11).

Per claim 12:

The rejection of claim 7 is incorporated and further, neither Bowen nor Duboc explicitly discloses defining further the function block by tying strap pins to ground or to power.

However, Yu discloses in an analogous computer system defining further the function block by tying strap pins to ground or to power (col. 11, lines 2-5 "Straps do not have a minimum width, defined as the width of the <u>power pin the strap is connecting</u> to. If the strap is smaller than the power pin it connects, a warning will be issued").

The feature of defining further the function block by tying strap pins to ground or to power would be obvious for the reasons set forth in the rejection of claim 4.

Art Unit: 2191

Conclusion

Page 14

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Satish S. Rampuria whose telephone number is (571) 272-3732. The examiner can normally be reached on 8:30 am to 5:00 pm Monday to Friday except every other Friday and Wednesday and federal holidays. Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 Group receptionist: 571-272-2100.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wei Y. Zhen can be reached on (571) 272-3708. The fax phone number for the organization where this application or proceeding is assigned is **571-273-8300**.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the

Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Satish S. Rampuria Patent Examiner/Software Engineer Art Unit 2191

SUPERVISORY PATENT EXAMINER